Für statistische Zwecke und um bestmögliche Funktionalität zu bieten, speichert diese Website Cookies auf Ihrem Gerät. Das Speichern von Cookies kann in den Browser-Einstellungen deaktiviert werden. Wenn Sie die Website weiter nutzen, stimmen Sie der Verwendung von Cookies zu.
Cookie akzeptierenGenauer suchen ( Treffer)
Filter schließen ( Treffer)
Sie haben nach leupers, rainer
gesucht
Gefundene Autoren: Rainer Leupers
Stefan Schuermans started his computer science studies at RWTH Aachen University in 2000 and received his diploma degree with honors in 2005. Afterwards, he worked for secunet Security Networks AG, Essen as a software developer. In 2008, he joined the Chair for Software for Systems on Silicon at RWTH Aachen University. His research activities comprised simulation and estimation of power consumption at Electronic System Level as well as exploration and programming of MPSoC architectures. He joined Silexica GmbH, Köln in 2016 and adopted the position as Chief Architect in the same year. In 2018, he received his Ph. D. (Dr.-Ing.) degree from the Faculty of Electrical Engineering and Information Technology of RWTH Aachen University. Rainer Leupers received the M.Sc. (Dipl.-Inform.) and Ph. D. (Dr. rer. nat.) degrees in Computer Science with honors from TU Dortmund in 1992 and 1997. From 1997-2001 he was the chief engineer at the Embedded Systems chair at TU Dortmund. In 2002, he joined RWTH Aachen University as a professor for Software for Systems on Silicon. His research comprises software development tools, processor architectures, and system-level electronic design automation, with focus on application-specific multicore systems. He published numerous books and technical papers and served in committees of the leading international EDA conferences. He received various scientific awards, including Best Paper Awards at DAC and twice at DATE, as well as several industrial awards. Dr. Leupers is also engaged as an entrepreneur and in turning novel technologies into innovations. He holds several patents on system-on-chip design technologies and has been a co-founder of LISATek (now with Synopsys), Silexica, and Secure Elements. He has served as consultant for various companies, as an expert for the European Commission, and in the management boards of large-scale projects like HiPEAC and UMIC. He is the coordinator of EU projects TETRACOM and TETRAMAX on academia/industry technology transfer.
/9780792399582.png "Retargetable Code Generation for Digital Signal Processors")
/9781441951816.png "Retargetable Code Generation for Digital Signal Processors")
/9781441950109.png "Code Optimization Techniques for Embedded Processors")
/9780792379898.png "Code Optimization Techniques for Embedded Processors")
/9781489984050.png "C Compilers for ASIPs")
/9781441949288.png "Retargetable Compiler Technology for Embedded Systems")
/9780792375784.png "Retargetable Compiler Technology for Embedded Systems")
/9783030018740.png "Power Estimation on Electronic System Level using Linear Power Models")
/9781493902309.png "Application Analysis Tools for ASIP Design")
/9783319375090.png "Programming Heterogeneous MPSoCs")
/9783031191251.png "Logic Locking")
/9783319006741.png "Programming Heterogeneous MPSoCs")
/9783031191220.png "Logic Locking")
/9780123695260.png "Customizable Embedded Processors")
/9781441911759.png "C Compilers for ASIPs")
/9781441982544.png "Application Analysis Tools for Asip Design")
/9783031543999.png "Logic Locking")
/9781402085741.png "Retargetable Processor System Integration Into Multi-Processor System-On-Chip Platforms")
/9781402056857.png "Optimized ASIP Synthesis from Architecture Description Language Models")
/9781402073380.png "Architecture Exploration for Embedded Processors with LISA")
/9789048172023.png "Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms")
/9789048174287.png "Optimized ASIP Synthesis from Architecture Description Language Models")
/9781441953346.png "Architecture Exploration for Embedded Processors with LISA")
/9789048181001.png "Language-driven Exploration and Implementation of Partially Re-configurable ASIPs")
/9789048179169.png "Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms")
/9781489982537.png "Multiprocessor Systems on Chip")
/9781402048258.png "Integrated System-Level Modeling of Network-On-Chip Enabled Multi-Processor Platforms")
/9781441981523.png "Multiprocessor Systems on Chip")
/9781402092961.png "Language-Driven Exploration and Implementation of Partially Re-Configurable Asips")